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Discrete multitone (DMT) modulation is a suitable technique to cope with main impairments of broadband indoor power-line
channels: spectral selectivity and cyclic time variations. Due to the high-density constellations employed to achieve the required
bit-rates, synchronization issues became an important concern in these scenarios. This paper analyzes the performance of a con-
ventional DMT timing recovery scheme designed for linear time-invariant (LTI) channels when employed over indoor power lines.
The influence of the channel cyclic short-term variations and the sampling jitter on the system performance is assessed. Bit-rate
degradation due to timing errors is evaluated in a set of measured channels. It is shown that this synchronization mechanism limits
the system performance in many residential channels. Two improvements are proposed to avoid this end: a new phase error esti-
mator that takes into account the short-term changes in the channel response, and the introduction of notch filters in the timing
recovery loop. Simulations confirm that the new scheme eliminates the bit-rate loss in most situations.
Copyright © 2007 Jose´ Antonio Corte´s et al. This is an open access article distributed under the Creative Commons Attribution
License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly
cited.
1. INTRODUCTION
The increasing demand for home networking capabilities,
along with the recent provisioning of triple-pay services (in-
ternet, video, and telephony) by digital subscriber line oper-
ators, has generated considerable interest in high-speed in-
door power-line communications. Applications range from
audio/video distribution and traditional local area network-
ing to the connection of computers and entertainment
equipment to the network access gateway. The study pre-
sented in this paper concentrates on this scenario. However,
it may be also useful for outdoor power-line applications be-
cause, since the user modem is located in an indoor network,
it also experiences the characteristics of the indoor channels.
The available bandwidth for broadband indoor power-
line communications (PLC) extends up to 30MHz [1].
Channels are frequency- and time-selective, with signifi-
cant diﬀerences between the locations of a specific site. The
frequency response introduces remarkably amplitude and
phase distortion, with deep notches that appear in a priori
unknown positions, and the noise is strongly colored [2, 3].
Time variations have a twofold origin: long-term changes
caused by the connection and disconnection of electrical de-
vices, with a time frame in the order of minutes or hours
[3]; and short-term changes due to the dependence of the
electrical devices impedance and emitted noise on the in-
stantaneous mains voltage. The latter causes the channel fre-
quency response to exhibit cyclic short-term variations and
the noise to present cyclostationary components, both syn-
chronous with the mains [4].
DMT is an appropriate solution to cope with the afore-
mentioned impairments. The division of the available band-
width into smaller subbands allows to comply with electro-
magnetic compatibility (EMC) regulations and to exploit the
spectral resources even when they are sparse. Similarly, time-
varying channels can be fully exploited by adapting the con-
stellation transmitted in each carrier to the instantaneous
channel conditions.
Synchronization becomes an important concern when
large spectral eﬃciencies are needed. Timing errors cause at-
tenuation and phase rotation of the symbols, intercarrier in-
terference (ICI) and, if not properly corrected, may result in a
severe drift of the symbol timing. Nowadays, the most com-
mon procedure to accomplish synchronization is by means
of a fixed frequency sampling and a digital phase-locked loop
(PLL) [5, 6]. This system performs two main tasks: timing
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recovery and timing correction. The former estimates the
phase error of the received symbols and, by means of a feed-
back loop, computes the correction to be applied by the lat-
ter.When dense constellations are to be employed, the timing
correction is carried out with an interpolator filter [5, 7].
Synchronization issues in scenarios with high signal-to-
noise ratio (SNR) carriers have been extensively studied in
digital subscriber loop (DSL) applications [5–7]. However, it
has been shown that when the same strategies are employed
in power-line channels, their performance can be seriously
degraded [8]. This inferior performance has a twofold origin:
the short-term variations of the channel response and the jit-
ter of the sampling process [8]. Uncompensated cyclic short-
term variations of the channel, with harmonics of 50Hz–
60Hz (depending on the mains signal frequency), mislead
the estimation of the sampling error. The periodical bias in
the phase error estimates can be reduced by narrowing the
loop bandwidth, but this also reduces the loop’s capacity to
track the sampling jitter [8]. The eﬀect of random period in-
stabilities has been extensively studied in the downconver-
sion of orthogonal frequency-divisionmultiplexing (OFDM)
signals [9]. In the analog-to-digital conversion, its influence
has been always neglected due to the relatively narrowband
signals involved (as in asymmetric DSL). However, when
sampling broadband signals, the relative magnitude of the
jitter with respect to the sampling period increases and its
eﬀects cannot be neglected [8, 10].
In this paper, a new timing recovery scheme for indoor
PLC is proposed. To this end, the shortcomings of the con-
ventional strategies designed for DMT systems that operate
in LTI channels are firstly revisited [8]. This analysis sug-
gests two direct improvements: to design a phase error es-
timator that takes into account the magnitude of the cyclic
short-term changes in the channel response, and to modify
the loop response so that higher attenuation is provided to
the harmonics of the cyclic channel variations. Performance
gains and computational complexity of both alternatives are
presented and discussed.
The rest of the paper is organized as follows. In Section 2,
models employed for the channel, the timing jitter, and the
DMT receiver are described. Bit-rates obtained with the con-
ventional synchronization scheme in indoor power-line sce-
narios are given in Section 3. The proposed phase estima-
tor and loop filter are defined in Section 4. Performance im-
provement and computational load increment of the new
scheme are also assessed in this section. Finally, main con-




Provided that the working state of the electrical devices re-
mains unaltered, the channel can be modeled as a linear pe-
riodically time-variant (LPTV) system plus a cyclostation-
ary Gaussian noise term (neglecting asynchronous impulse
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Figure 1: (a) Superimposed values of the amplitude channel
response along the mains cycle. (b) Peak excursion of the channel
phase response along the mains cycle.
much smaller than their coherence time, that is, the chan-
nels are underspread, and a slow-variation approach can be
assumed [4].
Simulations presented in this paper have been carried out
over a set of 24 channels measured in the frequency band
from 1MHz to 20MHz in two indoor scenarios: 12 in an
apartment of about 80m2 and 12 in a detached house of
about 300m2. A statistical characterization of the frequency
responses and the noise instantaneous power spectral densi-
ties (IPSD) can be found in [4]. The eﬀect of a bandpass cou-
pling circuit that serves as an antialiasing filter and protects
the receiver from the mains signal is included in all cases.
Throughout this work, averaged performance values com-
puted using the overall set of channels are always preceded
by qualitative results obtained in one of them. A represen-
tative apartment channel has been selected to this end. In
Figure 1(a), the modulus of the frequency response, H(t, f ),
along the mains cycle has been superimposed (left axis).
Figure 1(b) shows information about phase changes of the
frequency response. However, this time only the peak excur-
sion of the phase along a cycle time, defined as










where t ∈ [0,T0) and T0 = 20milliseconds, has been depict-
ed (right axis).
As observed, there are no significant amplitude changes,
and discarding the 4 dB that occur in the vicinity of the
notch, the maximum variation is about 2.5 dB around
1MHz. On the contrary, remarkable phase changes occur
in the 1MHz to 3MHz band and in the neighborhood of
5MHz and 9MHz.
Noise in this channel is shown in Figure 2, where the val-
ues of the IPSD, SU(t, f ), measured along a mains cycle have
been depicted. It is worth noting that diﬀerences exceeding
20 dB do occur between 2MHz and 3MHz and about 15 dB
around 5MHz.
































Figure 2: Cyclostationary noise instantaneous PSD in the example
channel.
2.2. Analog-to-digital conversion model
The sampling instants of an analog-to-digital conversion
process experience two types of deviation from their nom-
inal values. The first is a systematic eﬀect due to the fre-
quency inaccuracy of the clock that drives the analog-to-
digital converter (ADC). The influence of this phenomenon
in the performance of DMT systems has been widely studied
[5–7], and will not be considered in this work unless oth-
erwise stated. The second is a random deviation with two
components: one due to the fluctuations of the ADC sam-
pling clock period, the so-called oscillator jitter, and another
due to the uncertainty in the sampling instant introduced by
the sample-and-hold (S&H) circuit of the ADC, the so-called
aperture jitter [11].
The signal generated by an actual sinusoidal oscillator
without amplitude instabilities has the form
s(t) = A cos (2π fSt + φo(t)
)
, (2)
where φo(t) is the phase noise that models the random fluc-
tuations caused by the noise sources of the circuit that gen-
erates the oscillation [12]. Due to the phase noise, the signif-
icant instants of the signal, for example, zero crossings, ex-
perience a time deviation from their nominal values. This is
the so-called timing jitter or simply jitter, τo(t), whose rela-
tion with the phase noise can be generally approximated by
τo(t) ≈ −φo(t)/2π fS.
Random period instabilities can be characterized in the
frequency domain by means of the phase noise spectrum,
Sφo( f ) [12]. For distant frequencies from the carrier, this
magnitude is related with the so-called single-sideband (SSB)
phase noise spectrum

































Figure 3: Oscillator and aperture phase noise spectra.
where Ss( f ) is the PSD of the signal in (2) and dBc/Hz stands
for dB below the carrier power in a 1Hz bandwidth. L( f )
is a very popular magnitude because it can be measured in a
quite simple way with a spectrum analyzer. In the time do-









Sφo( f )df , (4)
where fL is usually fixed to 10Hz and fH to 20MHz.
Phase noise is accurately characterized by means of a
power-law model [12, 13]. It approximates Sφo( f ) by a piece-
wise linear function whose slopes are in the range from
−40 dB/decade to 0 dB/decade with 10 dB/decade steps. Jitter
values employed in this work have been generated by filtering
a Gaussian white noise with a cascade of first- and second-
order transfer functions that approximate the diﬀerent slopes
of the phase noise spectrum. Figure 3 shows the curves cor-
responding to three 100MHz state-of-the-art oscillators with
integrated jitter values of 20 picoseconds, 10 picoseconds and
5 picosecond. This model is sometimes simplified, for exam-
ple, when modeling the phase noise of the oscillators em-
ployed in the downconversion of OFDM signals, and only
the −20 dB/decade slope is considered [9]. This leads to a
Lorentzian shape for L( f ) and to an analytically tractable
problem [14]. However, it produces excessively optimistic re-
sults when used tomodel the timing jitter of the ADC driving
clock.
Even if an ideal oscillator could be used, actual sam-
pling instant would fluctuate due to the aperture jitter, τA(t).
The usual method to model these random instabilities is by
means of the aperture phase noise PSD, which is assumed to
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x(t)
u(t)
h(t, t − u) +
Power-line channel
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Figure 4: Simplified scheme of the DMT receiver.
have a Lorentzian shape [11]




f 2S /4 + f 2
, (5)
where σ2A is the aperture jitter RMS value. Figure 3 de-
picts the aperture phase noise PSD of a state-of-the-art 12-
bit, 100MHz sampling frequency analog-to-digital converter
with 5 picosecond of RMS aperture jitter. As seen, in the fre-
quency band of interest, it is essentially flat.
Provided that the circuit has a well-designed layout, both
types of instabilities can be assumed to be independent.
Hence, their corresponding PSDs can be summed to obtain
the overall jitter, which from now on will be referred to as
ADC jitter.
2.3. DMT receiver model
The simplified block diagram of an N carrier DMT re-
ceiver with an all-digital synchronization scheme is shown in
Figure 4. The incoming signal is oversampled with an unsyn-
chronized clock. Timing error correction is carried out in the
time domain by means of an interpolator. The oversampling
is performed to reduce the typical performance degradation
experienced by interpolator filters in the vicinity of half the
Nyquist frequency. By designing interpolator filters accord-
ing to the technique described in [7], it can be ensured that
signal distortion is essentially due to the timing recovery er-
rors.
As observed, the frequency equalizer (FEQ) that follows
the discrete fourier transform (DFT) is performed in two
stages. The reason is that according to the statistics of the
Doppler spread bandwidth shown in [4], the taps of a one-
stage FEQ should be adapted at a rate comparable to that of
the synchronization system. This may cause interaction be-
tween both adaptive systems and their eventual divergence
[15]. Hence, a long-term FEQ (LFEQ) is firstly used to com-
pensate for the long-term changes in the channel response.
Since these changes occur at a rate much slower than the
symbol rate, the information needed for timing recovery is
taken from the output of this stage. Afterwards, a short-
term FEQ (SFEQ) follows the short-term variations of the
channel response with respect to its long-term value. Since
channels considered in this work do not present long-term
changes, the LFEQ compensates for the time-average chan-
nel response over the mains cycle.
The timing recovery scheme follows the conventional
digital phase-locked loop (PLL) structure: an estimator of the
phase errors due to the uncorrected timing errors, a loop fil-
ter, and a numerically controlled oscillator (NCO).
3. CONVENTIONAL TIMING RECOVERY SCHEME
In a first instance, this section describes the conventional
timing recovery mechanism employed in DMT systems that
operate in LTI channels. To this end, the expressions of the
most common phase estimator and loop filter employed in
time-invariant channels are firstly presented. Afterwards, the
eﬀect of the cyclic changes in the channel over the outputs
of the phase estimator and the loop filter is identified and
the performance of the overall timing recovery scheme is as-
sessed.
3.1. Description
The timing error in the signal r[n] (see Figure 4) varies from
sample to sample due to the uncorrected jitter and frequency
oﬀset. Assuming an LTI channel and following a similar ap-
proach to the one in [6, 7], it can be shown that in the absence
of ISI, the expression of themth input symbol to the receiver





j(π/N)k(n+τm[n]) + um[n], (6)
where 0 ≤ n ≤ 2N − 1, Xm,k denotes the mth complex value
transmitted in carrier k,Hk is the channel frequency response
1 For simplicity, the eﬀect of the cyclic prefix is not considered because it
does not change the essence of the analysis.
Jose´ Antonio Corte´s et al. 5
for carrier k, τm[n] is the uncorrected sampling error for the
nth sample of themth symbol, and um[n] is the channel noise
term.

























































where FEQk = H−1k is the kth tap of a zero-forcing FEQ. The
first term in (8) is the desired symbol, which is attenuated
and phase shifted, the second term represents the ICI. Pro-
vided that the timing error variation along a DMT symbol is
small, the attenuation of the desired symbol and the ICI term
can be neglected. Hence, Ym,k can be approximated by
Ym,k ≈ Xm,ke j(π/N)kθm +Um,kFEQk, (9)
where θm is the phase error caused by the timing errors which





To verify the validity of the approximation in (9), the signal-










has been computed using the expression for Ym,k given in

















Figure 5: SDR values computed by taking into account the ICI and
the desired symbol attenuation (exact) or only the phase shift (ap-
proximated).
512 carriers working in a noiseless flat channel and impaired
by an uncorrected sampling oﬀset of 10 ppm is considered.
Results are depicted in Figure 5. As seen, the phase shift is
the dominating term in nearly all carriers. The diﬀerence be-
tween both curves is lower than 1.2 dB except for the low car-
riers region. However, it should be taken into account that
most of the carriers in this latter zone cannot be used be-
cause they fall within the reject band of the coupling circuit
used to protect the receiver from the mains. Moreover, all the
carriers in which the diﬀerence between both curves is higher
than 2 dB experience SDR values higher than 60 dB. Hence,
the channel noise, and not the ICI, will be the limiting term
in these carriers.
The phase detector can estimate θm based on the de-
cided symbols (decision-directed) or using one or more pre-
defined carriers designated as pilots. Pilot-based schemes do
not seem to be appropriate for indoor power-line environ-
ments due to their larger variance and to the unknown po-
sition of the channel frequency response notches. Hence, the
former approach has been selected in this work. The maxi-
mum likelihood (ML) is probably the most widely employed
estimator for this purpose. Assuming correct decisions and



















where Im[·] denotes the imaginary part, X̂∗m,k is the complex
conjugate of the detector output, SNRk is the signal-to-noise
ratio experienced by carrier k, K is the set of carrier indexes
utilized in the estimation, and σ2Uk is the noise power in the
band of carrier k.
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The output of the phase detector is fed to a loop filter,
whose transfer function
L(z) = α + β
1− z−1 (13)
is selected so that a second-order-type II PLL results [15].
The output of this filter is supplied to the NCO, which com-
putes the timing adjustment to be applied to each sample of
the next received symbol.
In order to analyze the performance of the ML estimator
calculated according to (12) in an LPTV channel with cyclo-
stationary noise, it is convenient to express the symbol index,
m in terms of the channel and noise IPSD period. Denoting
L = T0/TDMT, where TDMT is the DMT symbol period and T0
is the mains period,m = cL+ 	, where 0 ≤ 	 ≤ L− 1 and c is
the cycle index. Assuming that the slow-variation approach
holds [4], the output of the LFEQ at the frequency of carrier











where H	,k denotes the frequency response of the channel at
the frequency of carrier k during the 	th symbol and Uc	,k
is the noise value in carrier k at the output of the 	th DFT
performed in the cth cycle.
Since the LFEQ only compensates for the time-averaged
value of the frequency response, LFEQk = 〈H	,k〉−1, where
〈·〉 denotes averaging over the variable 	, the output of the
phase detector in (7) would be misled by the cyclic changes
of the channel.
3.2. Performance
This subsection analyzes the performance of the above syn-
chronization scheme when employed over the 24 measured
channels. Qualitative results over the example channel shown
in Figures 1 and 2 are firstly presented. Throughout the
work, the following system parameters apply unless other-
wise stated. A DMT with 512 carriers distributed in the fre-
quency band up to 25MHz is employed. However, only car-
riers with indexes 22 ≤ k ≤ 409, that is, in the band from
approximately 1MHz to 20MHz, are finally used. The sam-
pling frequency is fixed to 1/Ts = 100MHz. The cyclic prefix
length cp has been fixed to 226 samples at 1/(2Ts), which en-
sures that the power of ISI and ICI due to the spectral distor-
tion of the channel will bemuch lower than the channel noise
level. This cyclic prefix length also makes T0/TDMT an inte-
ger value, which simplifies the subsequent analysis. An ideal
equalization is accomplished, that is, the LFEQ and SFEQ are
provided with the actual frequency response values. The bit-
loading process is performed with the objective of maximiz-
ing the bit-rate subject to an instantaneous bit error prob-
ability of Pe = 10−5 and a transmitter PSD constraint of
−20 dBm/kHz. BPSK and square QAM constellations with
a maximum of 16 bits/symbol are employed. A system mar-
gin of 6 dB is employed. The loop filter is configured for the
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Figure 6: Loop filter output in the channel of Figures 1 and 2 for a
frequency error of 20 ppm.
Figure 6 shows the loop filter output when the only non-
ideal eﬀect introduced by the ADC is a frequency oﬀset of
20 ppm. The equivalent noise bandwidth of the loop is set to
510Hz. As seen, periodical components caused by the LPTV
nature of the channel are manifest at the filter output. They
can be diminished by reducing the loop bandwidth. How-
ever, this leads to longer convergence times and, therefore, to
a reduction in the capacity of the loop to follow timing fluc-
tuations like the ones shown in Figure 3.
To illustrate the reduced tracking capacity of narrowband
loops, Figure 7 depicts the loop output for a 3Hz sinusoidal
input jitter. An LTI channel has been used. As shown, there
are no significant amplitude diﬀerences for the three consid-
ered bandwidths. Moreover, for 10Hz and 30Hz, the out-
put amplitude is even greater than for 125Hz due to the un-
avoidable peaking that appears in the frequency response of
a critically dumped second-order-type II PLL [15]. On the
other hand, it is worth noting the remarkably delay incre-
ment that occurs for 10Hz. When the loop bandwidth is
large, the group delay is high in frequencies, where the Sφo( f )
of an actual jitter is very small. As the loop bandwidth is re-
duced, the delay becomes larger in the low frequency region,
where the jitter has its most significant components.
Performance of the timing recovery procedure is char-
acterized in terms of the SDR at the detector input and the
achievable bit-rate. For small timing errors, the SDR expe-


















Estimated values of the SDR experienced by the last used car-
rier (k = 409) in the example channel as a function of the


















































Figure 8: SDR in the last used carrier in diﬀerent situations.
loop bandwidth have been obtained bymeans of simulations.
Results obtained with the ADC jitters depicted in Figure 3
are shown in Figure 8. Although curves are labelled accord-
ing to the oscillator integrated jitter values, a 5 picosecond
aperture jitter is also included in all cases. No frequency oﬀset
exists. Two additional curves have been depicted to highlight
the individual eﬀect of the channel cyclic variations and the
ADC jitter in the system performance. One of them shows
the SDR values obtained when the 20 picosecond oscillator is
employed in an LTI channel obtained by means of a time av-






















Figure 9: Bit-rates estimated from SNDR values and a lookup table.
picts the SDR values obtained when the time-variant channel
shown in Figures 1 and 2 is employed but no jitter is intro-
duced in the ADC process.
Curves in Figure 8 illustrate a clear tradeoﬀ in the selec-
tion of the loop bandwidth. For larger loop bandwidths, the
SDR is low because phase error estimates are strongly misled
by the cyclic short-term variations of the frequency response
(the cyclostationary noise has much less influence). As the
loop bandwidth is reduced, the SDR increases because chan-
nel time variations are attenuated. This process continues
until the loop is not able to follow the ADC jitter. From this
point on, distortion caused by this phenomenon becomes the
dominating term and the SDR degrades very fast.
The ultimate system performance parameter is the
achievable bit-rate. However, its exact computation under
the considered circumstances is a diﬃcult task. Moreover,
values calculated in this way may not reflect the bit-rate at-
tained by an actual system. A practical procedure to deter-
mine the bit load of each carrier in a real receiver would esti-
mate the signal-to-noise-and-distortion ratio (SNDR). Ac-
cording to the usual assumption of an additive Gaussian
noise and distortion, the most appropriate constellation for
each carrier is obtained by means of a predefined lookup ta-
ble. Figure 9 depicts the bit-rate values obtained with this
procedure in the example channel. Two diﬀerent modulation
strategies have been considered: fixed and adaptive. In the
fixed one, the same constellation is employed in each carrier
throughout the mains period, while in the adaptive one it is
adjusted according to the instantaneous conditions to make
the most of the periodically varying behavior of the channel.
It can be observed that diﬀerences between the bit-rates
shown in Figure 9 experience a considerably increment when
the loop bandwidth is enlarged. For instance, when the
5 picosecond case is considered, the bit-rate gain obtained
with the adaptive system for a 19Hz bandwidth is about 16%
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greater than the one provided by a fixed scheme. When a
160Hz bandwidth is employed, this gain goes up to about
45%. The reason is that the wider the loop bandwidth is, the
larger the magnitude of the channel time variations at the
output of the phase detector is, and consequently the greater
the dispersion in SDR values is. Figure 9 also shows the great
sensitivity of the bit-rate with respect to the bandwidth, es-
pecially in the jitter-limited region. Thus, a small bandwidth
reduction over the optimum values for the 5 picosecond case
may reduce the performance of both the adaptive and the
nonadaptive systems, to nearly the ones of the 20 picosecond
case. Hence, the investment in a better oscillator is not always
productive.
So far, qualitative eﬀects of the jitter and short-time vari-
ations in the timing recovery mechanism have been pre-
sented. Statistical values of the performance degradation
computed over the 24 channels referred to in Section 2.1
are now given. To this end, the bit-rate loss experienced in
both scenarios with each oscillator and modulation strategy
is computed. Bit-rates obtained in each channel under per-
fect synchronization conditions are taken as reference for the
comparison. The bandwidth employed in all the channels
is fixed for each modulation strategy and oscillator. These
bandwidths values are computed by averaging the optimum
bandwidths of all the channels in the selected configuration.
Results are shown in Table 1. As seen, considerable perfor-
mance degradation occurs in the apartment channels, espe-
cially when the constellation remains fixed throughout the
mains cycle. Bit-rate losses are smaller in the detached house
due to the inherently worse characteristics of these channels,
which are established over longer and more branched links
than in the apartment.
Exact values of the performance degradation depend on
the set of available constellations, the objective bit error
probability, and the system margin [8]. However, the only
way to reduce the remarkable bit-rate losses experienced in
the apartment channels is to modify the timing recovery
scheme.
4. PROPOSED TIMING RECOVERY SCHEME
The conventional synchronization scheme admits two direct
improvements when used in indoor power-line scenarios.
Firstly, the phase detector can be matched to the particulari-
ties of the problem. This can be accomplished by taking into
account the magnitude of the channel time variations before
combining the estimates of the phase error obtained in the
diﬀerent carriers. Secondly, the loop filter can be modified to
achieve higher attenuation at the harmonics of the mains fre-
quency. This could be done by means of a higher-order loop.
However, due to the periodical nature of the estimation bias,
the introduction of notch filters is a more suitable solution.
4.1. Proposed phase error estimator
Since the probability density function of the channel short-
term variations is not precisely known, a weighted least-
squares (LS) estimator is proposed. Let us denote by φc	,k the
Table 1: Average bit-rate loss (%) in each scenario when the opti-
mum loop bandwidth (on average) is employed in all the channels.
Scenario σo = 20ps σo = 10ps σo = 5ps
Apartment (adaptive) 13.9 10.9 8.4
Apartment (fixed) 22.9 20.4 17.5
Detached house (adaptive) 3.2 2.1 1.3
Detached house (fixed) 6.6 5.3 4.2
phase error measured in carrier k during the 	th symbol of


















kθc	 + H˜	,k + ϕc	,k , (16)
where X̂c	,k is the 	th decided symbol of the cth cycle in carrier
k, Yc	,k is the output value of the LFEQ given in (14), ϕ
c
	,k is the
phase noise due to the additive channel noiseUc	,k, and whose
power can be approximated by σ2ϕ	,k ≈ 1/(2SNR	,k), provided
that SNR	,k 	 1 [16]. H˜	,k is the diﬀerence between the
channel phase and the LFEQ phase experienced by the 	th
received symbol in carrier k.





























The selection of the carriers to be employed in the phase es-

















































The influence of the channel phase variations and the noise
in (18) is evident. However, the first and second terms in
the square bracket also highlight the importance of the car-
rier index, since a given channel variation is more harmful in
carriers with higher indexes. Similarly, the third term shows
that the estimation error depends on the magnitude to be es-
timated, θc	 , which, in turns is also determined by the loop
response.
The computation of (17) involves two main diﬃculties.
Firstly, it requires K + 1 divisions, or alternatively the stor-
age of the L · K values of (H˜2	,k + σ2ϕ	,k )−1. This excessively





















Figure 10: SDR values of the proposed and conventional phase er-
ror estimators.
high complexity can be reduced by replacing the instanta-
neous values of H˜2	,k + σ2ϕ	,k by their time-averaged values.
Secondly, these time-averaged values are still unknown and
must be estimated. In this work, an exponential averaging of
φc	,k is employed to perform the estimation. The resulting LS
estimator will be referred to as modified LS from now on.
Figure 10 compares the SDR values experienced by the last
carrier in the example channel when using the LS estimator
in (17) and the modified LS. The conventional estimator in
(12) is included as a reference. A 20 picosecond oscillator jit-
ter is used in all cases. As expected, there are no SDR diﬀer-
ences in the region in which distortion is limited by the jitter.
On the contrary, the proposed estimators provide consider-
able gains in the region where the channel variations limit the
performance. In addition, it is worth noting that the SDR be-
comes less sensitive to the loop bandwidth. The steady-state
computational load of the modified LS estimator is equal to
that of the conventional one and, as shown in Figure 10, it
performs less than 2 dB worse than the LS in a quite wide re-
gion. Therefore, it has been selected for the subsequent anal-
ysis.
4.2. Proposed loop filter
The modified LS estimator has considerably reduced the
magnitude of the channel variations in the phase detector
output. Additional attenuations can be introduced before
supplying the interpolator with the timing adjustment val-
ues. Two equivalent methods can be employed to achieve
this objective. The first one is to estimate the most impor-
tant harmonics of phase error signal, for example, by means
of the Goertzel algorithm, and to cancel them before enter-
ing the NCO. The second one is to eliminate these harmonics


















Figure 11: SDR obtained with the modified LS estimator for several
numbers of notch filters.
performance, but due to the easier stability analysis, the latter
one has been selected.









where Hi(z) are the transfer functions of notch filters ob-




s2 + 2ξiω0,is + ω20,i
, (20)
with ωz,i = 100πi. Up to three notch filters (M = 3) are em-
ployed in this study. Filter parameters have been heuristically
selected to minimize the unavoidable resonance that appears
in the passband and to achieve narrowband notches. As a re-





1, 0 < α ≤ 4 · 10−3,√
1.1, 4 · 10−3 < α ≤ 6 · 10−3,√
1.2, 6 · 10−3 < α ≤ 10−2.
(21)
The introduction of the notch filters considerably reduces
the stability range of the overall loop filter. By means of the
Nichols chart [12] of the overall loop frequency response, it
has been determined that for M = 3, the loop is stable only
for 0 < α < 21.5·10−3. However, for α > 10−2 (BW > 130Hz)
the enormous growing experienced by the resonances in the
passband invalidates the resulting frequency response.
Performance obtained with the modified loop is firstly
assessed in terms of the SDR. Figure 11 depicts the SDR val-
ues experienced by the last carrier in the example channel for
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diﬀerent values ofM and a 20 picosecond oscillator jitter. The
conventional loop, M = 0, has been included as a reference.
As observed, gains obtained by using just one notch filter are
rather small, while considerable improvement is obtained for
M = 2. This is due to the 100Hz periodicity exhibited by the
example channel. It is worth noting that the introduction of
the notch filters eases the selection of the loop bandwidth,
since the SDR is monotonically increasing for M ≥ 2 in the
selected range. Although not shown in Figure 11, small gains
are obtained for M > 3, specially in the apartment channel,
in which more than 90% of the system carriers experience
less than 150Hz of Doppler spread [4].
Bit-rates corresponding toM = 3 and diﬀerent oscillator
jitters are shown in Figure 12. Values have been computed us-
ing the SNDR and a lookup table. The new timing recovery
scheme provides remarkable gains with respect to the con-
ventional one (see Figure 9). The maximum bit-rate values
obtained with the new system are, at least, 13% higher than
those obtained with the latter. This gain goes up to 24.5%
when the oscillator jitter is 20 picoseconds and a fixed modu-
lation strategy is employed. In addition, the bandwidth selec-
tion problem is now easier, since performance is less sensitive
to this parameter.
Statistical values of the bit-rate loss computed over the 24
measured channels are now given. The procedure employed
for the calculation is analogous to the one employed with the
conventional timing recovery scheme. Results are shown in
Table 2. As observed, performance degradation is consider-
ably reduced in the apartment channels, especially when an
adaptive modulation strategy is used, and is practically elimi-
nated in the detached house ones. These significant improve-
ments are particularly interesting when the reduced incre-
ment in the computational load is taken into account. Thus,
the steady-state complexity of the modified LS estimator is
equivalent to that of the conventional one, and the six-order
filtering of the modified loop is performed only at symbol
rate.
5. CONCLUSIONS
In this paper, the performance of a conventional DMT timing
recovery scheme designed for LTI channels has been assessed
when employed over indoor power lines.
The two main causes that limit the performance of the
conventional strategy have been identified. One is the peri-
odical bias introduced by the channel time variations in the
phase error estimates. The other is the timing jitter intro-
duced in the analog-to-digital conversion process. The lat-
ter, which is neglected in most studies, has revealed to be of
particular importance in this case. It has been shown that
optimal parameterization of the conventional scheme results
from the tradeoﬀ between attenuation of the cyclic bias and
tracking capacity of the loop. Simulations carried out in a set
of measured channels have demonstrated that this synchro-
nization scheme limits the system bit-rate inmany residential
channels.
Two modifications have been proposed to overcome
these shortcomings. The first is a new phase error estimator
























Figure 12: Bit-rate values obtained with the modified LS estimator
andM = 3.
Table 2: Average bit-rate loss (%) in each scenario with the modi-
fied LS estimator and M = 3 when using the optimum loop band-
width (on average).
Scenario σo = 20ps σo = 10ps σo = 5ps
Apartment (adaptive) 1.9 1.1 0.6
Apartment (fixed) 4.6 3.7 3.6
Detached house (adaptive) 0.1 0.1 < 0.05
Detached house (fixed) 0.1 0.1 < 0.05
in the channel response. The second is the introduction of
notch filters in the loop. This allows to reduce the periodi-
cal errors in the timing correction signal while retaining the
loop ability to follow the jitter. Simulations confirm that per-
formance degradation caused by the proposed scheme is neg-
ligible in most situations.
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